



Power configuration

1. General

Never close JP3 and JP4, or JP5 and JP6, at the same time It will short Udd to Uss.

Udd and AVdd are separate in each power configuration AVdd has it's own bypass capacitor (C3)

2. Part specific

"Classic" PIC18s (PIC18F8722), dsPIC30F (dsPIC30F5013):
 Close JP1, JP2, JP3; open JP4, JP5, JP6;
 populate C4 with 0.1uF capacitor. Power from Udd

J-series PICs (PIC18F83J1) 3 configurations are possible:

- Uddcore and Udd are the same (internal regulator is off, ENUREG tied to Uss)
 Open JP4, JP5; close JP1, JP2, JP3, JP6;
 populate C4 with 0.1uF capacitor. Supply Udd (<2.5V max).

- when using separate power sources for Uddcore and Udd (internal regulator is off, ENUREG tied to Uss)
 Open JP1, JP4, JP5; close JP2, JP3, JP6;
 do not populate C4. Supply Uddcore to Pin12, Udd to Udd.

- when using internal regulator to supply Uddcore (ENUREG tied to Udd)
 Open JP1, JP4, JP6; close JP2, JP3, JP5;
 populate C4 with 10uF ceramic cap. Supply Udd to Udd.

dsPIC33F (dsPIC33FJ646P706)
 close JP1, JP3; open JP4, JP5, JP6;
 populate JP2 with 1uF ceramic cap, C4 with 0.1uF ceramic cap

PIC24FJ (PIC24FJXXGA008) 3 configurations are possible:

- when using internal regulator to supply Uddcore
 Open JP4, JP5, JP6; close JP1, JP3;
 populate JP2 with 10uF ceramic cap. Power from Udd

- when using separate sources for Udd and Uddcore
 Open JP2, JP3, JP5, JP6; close JP1, JP4;
 supply Uddcore on Pin70, Udd on Udd.

- when using same source for Udd and Uddcore
 Open JP2, JP3, JP5, JP6; close JP1, JP4;
 connect Pin70 to Udd

TITLE: PIC80_breakout	
Document Number:	REV:
Date: 4/6/2009 1:46:16 PM	Sheet: 1/1